Communication
Contacts
Offering
Investors
Careers
Sesame
Embedded memories
Logic virtual components
Analog virtual components
Test structures
Virtual test & diagnostic
 Hardware/Software Codesign
 Hardware/Software Codesign
Layout verification
Quadrant of skills
SoC Integration
Custom Fabless Supplier
 
 

Search dolphin:

silicium estimator

 

Presentation Sheet

Probing Range of Flip8051/251 Emulators

 

The Flip8051/80251 microcontroller family is provided with a complete Platform of hardware probing and software tracing at breakpoints for debugging the application programs embedded in RAM/ ROM/ Flash… on SOC or on PCB.

The "Processor Open Clone" (POC) is a patented probing emulator, optionally enhanced by a second patent for "Protection for Accessing Memory" (PAM) of program and data. This historical innovation gives a new momentum to the debugging tasks through the capability of emulating the core itself, for complete probing, no longer of the complete SoC, but of the processor only.

A long-lasting partnership with Hardware Provider RAISONANCE has resulted in a complete offering, ranging from a mainly software solution (Virtual Clone) as the most economic choice, through Smart Clone, the richest in Tracing features, up to BIRD, Built-in Real-time debugger. The optimal solution for each major goal!

 

 

Key Benefits

  • A complete suite of emulators to cover all customer requirements:
    • from low cost to fully featured
    • with small silicon area for off-line tracing versus real-time on-chip probing
  • Capability for emulating a MIXED SIGNAL SoC, typically including D/A converters, etc.
  • Safe Acceleration of the Time-to Fab by accelerating a thorough debug of the application program.
schema1

 

 

Product description

The patented Processor Open Clone (POC) with JTAG or Parallel connector, and the Built-In Real-time Debugger (BIRD) with a serial interface enable fast and thorough probing of the 8051/251. They can be efficiently completed with SUCCESS, a simulation solution for Hardware-Software co-verification, including the ISS and SMASH for the validation of a complete mixed-signal system.

  • Virtual Clone: a purely software emulation using patented “Programmed Open Clone”. Virtual Clone is a very low cost solution providing a rich set of debug features when real-time emulation is not the main concern of emulation.
    • Virtual clone can be used either for debugging application or for downloading application program in the SoC through the JTAG interface.
       
  • Smart Clone: a hardware probing through XSmart board with patented POC. This silicon area saving solution with the richest emulation features is reusable for the multiple usages of the core and can support a processor frequency up to 10 MHz.
    • The wide trace memory (72-bit) enables to record the full context (and not only the program counter) providing a complete view of the internal status at each instruction execution.
       
  • BIRD: an On-SoC debug optimized for complete real-time debug with the patented Protection of Access to Memory (PAM). Two options are offered for the best trade-offs between silicon area saving and the richness of emulation features.
    • The trace memory controller records the program Counter for non sequential instructions only, that enables to display the trace of the executed code in the IDE debugger whilst minimizing the silicon cost of the Trace feature.

 

 

< Emulation Debug Overview