Communication
Contacts
Offering
Investors
Careers
Sesame
Embedded memories
Logic virtual components
Analog virtual components
Test structures
Virtual test & diagnostic
Hardware/Software Codesign
Hardware/Software Codesign
Layout verification
Quadrant of skills
SoC Integration
Custom Fabless Supplier
 
 

Search dolphin:

silicium estimator

Flash announcement

Dolphin's Read-Only Memory generator embeds the highest density on standard CMOS

 

Dolphin Integration has released its CASSIOPEIA-HSL architecture for the tROMet-LP in both 0.18 µm and 0.13 µm logic CMOS.

Its aggressive ultra-high density and low-power trade-off is a must for portable devices and it already prevails in wireless equipment such as Bluetooth modules.

Expected area savings over usual metal ROMs: 2 mm2 in 0.18 µm and 1 mm2 in 0.13 µm process for an instance of 4 Mbit. Under worst-case conditions for dynamic power consumption, an 8 Mbit tROMet instance in TSMC 0.18 µm consumes only 170 µA/MHz, for an area of 5.048 mm2.

Flip-tROMet-LP-0.18µm-CASSIOPEIA-HSL - generates instances at will from 1 Mbit up to 8 Mbit thanks to its three-layer programming patent and features:

  • 2-bit patented bit-cell for featuring high-density
  • Auto sequencing for top yield together with data signal matching
  • The smart architecture enhancing command signal simplicity
  • A breakthrough in both high-speed and low-power.

 

< Ragtime Vision