Communication
Contacts
Offering
Investors
Careers
Sesame
Embedded memories
Logic virtual components
Analog virtual components
Test structures
Virtual test & diagnostic
 Hardware/Software Codesign
 Hardware/Software Codesign
Layout verification
Quadrant of skills
SoC Integration
Custom Fabless Supplier
 
 

Search dolphin:

SCROOGE Vision

Seen at DAC’08 in Anaheim!
Discover our innovative EDA solutions !

With SCROOGE, mixed signal power consumption has never been easier to simulate & analyze at netlist level.
Discover more…

and download our Seduction option

SMASH “All-in-One” simulator grants a complete mastery of your multi level, mixed signal and also multi domain simulation, including Mems. Discover more…
and download our Seduction option

SLED, this third generation Schematic Link Editor, will allow you to glide on the intuitive analog design.
Enter the third generation of schematic edition
and download our Seduction Option

Power Consumption of logic parts of a SoC is one face of the coin, the other face of which is Noise Resilience of analog parts. Reducing the peaks of a dynamic mixed-signal power consumption simulation grants the consistent benefit of smoothing-out the disturbances threatening high-resolution analog parts, including sensitive read-margins of logic parts.
Power analysis is best performed in the time domain, while noise resilience is best analyzed over the spectral domain.

poster

 

 

Share your Opinion!

Interested in Mac OS X versions of our EDA solutions?

yes    no

Register now to be among the first to be informed of our future developments