Simulation Study of Nanoscale Double-Gate CMOS Circuits Using Compact Advanced Transport ModelsMIXDES 2012, 19th International Conference "Mixed Design of Integrated Circuits and Systems", Warsaw, PolandM.Cheralathan, E.Contreras, J.Alvarado,...
May 24, 2012
Simulation Study of Nanoscale Double-Gate CMOS Circuits Using Compact Advanced Transport Models
MIXDES 2012, 19th International Conference "Mixed Design of Integrated Circuits and Systems", May 24-26, 2012, Warsaw, Poland
M. Cheralathan, E. Contreras, J. Alvarado, A. Cerdeira & B. Iñiguez
Index Terms — Double-gate MOSFET, Hydrodynamic, Verilog-A, SMASH.
In this paper we present the results of the implementation of a nanoscale double-gate (DG) MOSFET compact model, which includes hydrodynamic transport model, in Verilog-A in order to carry out circuit simulation. The model in Verilog-A is used with the SMASH circuit simulator for the analysis of the DC and transient behavior electrical CMOS circuits. A template device representative for a downscaled symmetric double-gate MOSFET was used to validate the model. A CMOS inverter has been analyzed. Comparison between the drift-diffusion (DD) and hydrodynamic transport model within the practical range of bias voltages has been highlighted.
Please send feedback at email@example.com